

5-V Low Drop Fixed Voltage Regulator


TLE 4278 G





Features

- Output voltage tolerance ≤ ±2%
- Very low current consumption
- Separated reset and watchdog output
- Low-drop voltage
- Watchdog
- Adjustable watchdog activating threshold
- · Adjustable reset threshold
- Overtemperature protection
- Reverse polarity protection
- Short-circuit proof
- Suitable for use in automotive electronics
- Wide temperature range
- AEC qualified
- Green Product (RoHS compliant) version of TLE 4278 G



Functional Description

The TLE 4278 is a monolithic integrated low-drop fixed output voltage regulator supplying loads up to 200 mA. The IC is available in a PG-DSO-14-30 package. It is designed to supply microprocessor systems under the severe conditions of automotive applications and therefore equipped with additional protection functions against overload, short circuit and overtemperature. The TLE 4278 can also be used in other applications where a stabilized voltage is required.

An input voltage $V_{\rm I}$ in the range of 5.5 V \leq $V_{\rm I} \leq$ 45 V is regulated to $V_{\rm Q,nom}$ = 5 V with an accuracy of $\pm 2\%$.

The device operates in the wide temperature range of $T_{\rm j}$ = -40 to 150 °C.

Two additional features are implemented in the TLE 4278 a load dependent watchdog function as well as a sophisticated reset function including power on reset, under voltage reset, adjustable reset delay time and adjustable reset switching threshold.

Туре	Package
TLE 4278 G	PG-DSO-14-30 (RoHS compliant)

Data Sheet 1 Rev. 1.4, 2007-02-19



The watchdog function monitors the microcontroller, including time base failures. In case of a missing rising edge within a certain pulse repetition time the watchdog output is set to LOW. Programming of the max. repetition time can be done easily by an external reset delay capacitor. To prevent a reset in case of missing pulses, the watchdog output WO is separate from the reset output RO for the TLE 4278. The watchdog output can be used as an interrupt signal for the microcontroller. In any case it is possible to connect pin WO and pin RO externally.

When the controller is set to sleep mode or low power mode its current consumption drops and no watchdog pulses are created. In order to avoid unnecessary wake-up signals due to missing pulses at pin WI the watchdog feature can be disabled as a function of the load current. The switch off threshold is set by an external resistor to pin WADJ. The watchdog function can also be used as a timer, which periodically wakes up the controller. Therefore the pin WADJ has to be connected to the output Q.

The power on reset feature is necessary for a defined start of the microprocessor when switching on the application. The reset signal at pin RO goes high after a certain delay timed $t_{\rm rd}$ when the output voltage of the regulator has surpassed the reset threshold. The delay time is set by the external delay capacitor. An under voltage reset circuit supervises the output voltage. In case $V_{\rm Q}$ falls below the reset threshold the reset output is set to LOW after a short reset reaction time $t_{\rm rr}$. The reset LOW signal is generated down to an output voltage $V_{\rm Q}$ of 1 V. In addition the reset switching threshold can be adjusted by an external voltage divider. This feature is useful with microprocessors which guarantee a safe operation down to voltages below the internally set reset threshold of 4.65 V typical.

Data Sheet 2 Rev. 1.4, 2007-02-19






Figure 1 Pin Configuration (top view)

Table 1 Pin Definitions and Functions

Pin	Symbol	Function
1	WO	Watchdog Output ; the open collector output is connected to the 5 V output via an integrated resistor of 30 k Ω .
2	WADJ	Watchdog Adjust; an external resistor to GND determines the watchdog activating threshold.
3, 4, 5, 10, 11, 12	GND	Ground
6	D	Reset Delay; connect a capacitor to ground for delay time adjustment.
7	RADJ	Reset Switching Threshold Adjust; for setting the switching threshold, connect a voltage divider from output to ground. If this input is connected to ground, the reset is triggered at the internal threshold.
8	WI	Watchdog Input; rising edge-triggered input for monitoring a microcontroller.
9	Q	5 V Output Voltage; block to ground with min. 10 μ F capacitor, ESR \leq 5 Ω .
13	I	Input Voltage; block to ground directly on the IC with ceramic capacitor.
14	RO	Reset Output; the open collector output is connected to the 5 V output via an integrated resistor of 30 $k\Omega$.

Data Sheet 3 Rev. 1.4, 2007-02-19






Figure 2 Block Diagram



Table 2 Absolute Maximum Ratings

 $T_{\rm j}$ = -40 to 150 °C

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
Input Voltage I	-1	•	1	1	
Voltage	V_1	-42	45	V	_
Current	I_{I}	_	_	mA	Internally limited
Output Voltage Q					
Voltage	V_{Q}	-1	25	V	_
Current	I_{Q}	_	_	mA	Internally limited
Reset Output RO					
Voltage	V_{RO}	-0.3	25	V	_
Current	I_{RO}	-5	5	mA	_
Reset Delay D	•	•		•	•
Voltage	V_{D}	-0.3	7	V	_
Current	I_{D}	-2	2	mA	_
Reset Switching Thresl	hold Adjus	t RADJ	1	1	•
Voltage	V_{RADJ}	-0.3	7	V	_
Current	I_{RADJ}	_	_	mA	Internally limited
Watchdog Input WI					
Voltage	V_{WI}	-0.3	7	V	_
Current	I_{WI}	_	_	mA	Internally limited
Watchdog Output WO					•
Voltage	V_{WO}	-0.3	25	V	_
Current	I_{WO}	-5	5	mA	_
Watchdog Adjust WAD				•	
Voltage	V_{WADJ}	-0.3	7	V	_
Current	I_{WADJ}	_	_	mA	Internally limited
Ground GND			<u> </u>	•	
Current	I_{GND}	-100	50	mA	_
	•	•	•	•	•



 Table 2
 Absolute Maximum Ratings (cont'd)

 $T_{\rm i}$ = -40 to 150 °C

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
Temperatures	•		•		•
Junction temperature	$T_{\rm j}$	-50	150	°C	_
Storage temperature	T_{stg}	-50	150	°C	_

Note: ESD protection according to MIL Std. 883: ±2 kV.

Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit.

Table 3 Operating Range

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
Input voltage	V_1	5.5	45	V	_
Junction temperature	$T_{\rm j}$	-40	150	°C	_
Thermal Resistance		1			
Junction ambient	R_{thj-a}	_	80	K/W	1)
Junction pin	$R_{thj-pin}$	_	30	K/W	Measured to pin 4

¹⁾ Package mounted on PCB $80 \times 80 \times 1.5 \text{ mm}^3$; 35μ Cu; 5μ Sn; Heat Sink Area 6 cm²; zero airflow.

Note: In the operating range the functions given in the circuit description are fulfilled.

Data Sheet 6 Rev. 1.4, 2007-02-19



 Table 4
 Electrical Characteristics

 $V_{\rm I}$ = 13.5 V; -40 $^{\circ}{\rm C} \le T_{\rm j} \le$ 125 $^{\circ}{\rm C}$ (unless otherwise specified)

Parameter	Symbol	Limit Values			Unit	Test Condition	
		Min.	Тур.	Max.			
Output voltage	V_{Q}	4.90	5.00	5.10	V	0 mA \leq $I_{\rm Q}$ \leq 150 mA; 6 V \leq $V_{\rm I}$ \leq 28 V	
Output voltage	V_{Q}	4.8	5.0	5.2	V	1 mA \leq $I_{\rm Q}$ \leq 50 mA; 28 V \leq $V_{\rm I}$ \leq 45 V	
Output current limiting	I_{Q}	200	400	_	mA	$V_{\rm Q}$ = 4.8 V	
Current consumption $I_{q} = I_{l} - I_{Q}$	$I_{\sf q,o}$	_	180	200	μΑ	$T_{\rm j}$ = 25 °C; $I_{\rm Q}$ = 0 mA	
Current consumption $I_q = I_l - I_Q$	$I_{q,o}$	_	210	230	μΑ	$I_{\rm Q}$ = 0 mA; $T_{\rm j}$ = 85 °C	
Current consumption $I_q = I_l - I_Q$	$I_{q,150}$	_	5	12	mA	$I_{\rm Q}$ = 150 mA	
Drop voltage $V_{DR} = V_{I} - V_{Q}$	V_{dr}	_	0.25	0.5	V	$I_{\rm Q}$ = 150 mA ¹⁾	
Load regulation	$\Delta V_{Q.lo}$	-30	-5	_	mV	$I_{\rm Q}$ = 5 to 150 mA; $V_{\rm I}$ = 6 V	
Line regulation	$\Delta V_{Q,li}$	_	5	20	mV	$V_{\rm I}$ = 6 to 28 V $I_{\rm Q}$ = 5 mA	
Reset Generator							
Reset threshold	$V_{Q,rt}$	4.5	4.65	4.8	V	RADJ connected to GND	
Reset headroom	$\Delta V_{\rm Q,rt} = \\ (V_{\rm Q,nom} - \\ V_{\rm Q,rt})$	180	350	_	mV	$I_{\rm Q}$ = 10 mA	
Reset adjust threshold	$V_{\mathrm{RADJ,th}}$	1.28	1.35	1.45	V	$V_{\rm Q} \ge 3.5 \rm V$	
Reset low voltage	$V_{RO,I}$	_	0.20	0.40	V	$R_{\rm ext}$ = 10 k Ω to $V_{\rm Q}$ $V_{\rm Q} \geq$ 1 V	
Reset high voltage	$V_{RO,h}$	4.5	_	_	V	_	
Reset pull-up	R_{RO}	20	30	45	kΩ	Internal connected to $V_{\rm Q}$	
Charging current	$I_{D,c}$	2	5	8	μΑ	V _D = 1.0 V	



 Table 4
 Electrical Characteristics (cont'd)

 $V_{\rm I}$ = 13.5 V; -40 °C ≤ $T_{\rm j}$ ≤ 125 °C (unless otherwise specified)

Parameter	Symbol Limit Values			ues	Unit	Test Condition
		Min.	Тур.	Max.		
Upper timing threshold	V_{DU}	1.5	1.9	2.3	V	_
Lower reset timing threshold	V_{DRL}	0.2	0.3	0.4	V	_
Delay time	$t_{\sf rd}$	12	20	28	ms	$C_{\rm D}$ = 47 nF
Reset reaction time	t_{rr}	0.4	1.0	2.0	μs	$C_{\rm D}$ = 47 nF
Watchdog						
Activating threshold	$V_{\mathrm{WADJ,th}}$	1.28	1.35	1.45	V	Voltage at WADJ
Current ratio	$I_{\rm Q}/I_{\rm WADJ}$	650	720	800	_	$I_{\rm Q} \le$ 10 mA
Slew rate	$\mathrm{d}V_{\mathrm{WI}}/\mathrm{d}t$	5	_	_	V/μs	From 20% up to 80% $V_{\rm Q}$
Watchdog low voltage	V_{WOL}	_	0.2	0.4	V	$R_{\rm ext}$ > 10 k Ω to $V_{\rm Q}$
Watchdog high voltage	V_{WOH}	4.5	_	_	V	_
Watchdog pull-up	R_{WO}	20	30	45	kΩ	Internal connected to V_{Q}
Charge current	$I_{D,wc}$	2	5	8	μΑ	V _D = 1.0 V
Discharge current	$I_{D,wd}$	0.6	1.3	2.0	μΑ	$V_{\rm D}$ = 1.0 V
Upper timing threshold	V_{DU}	1.5	1.9	2.3	V	-
Lower watchdog timing threshold	V_{DWL}	0.5	0.7	0.9	V	_
Watchdog output pulse period	$T_{WD,p}$	42	60	80	ms	$C_{\rm d}$ = 47 nF
Watchdog output low time	$t_{\mathrm{WD,I}}$	7	13	19	ms	$V_{\rm Q} > V_{\rm RT}$
Watchdog trigger time	T _{WI,tr}	35	47	61	ms	$C_{\rm d}$ = 47 nF

Watchdog trigger time $|T_{Wl,tr}|$ 35 | 47 | 61 | ms $|C_d|$ = 47 nF 1) Measured when the output voltage V_Q has dropped 100 mV from the nominal value.

Data Sheet 8 Rev. 1.4, 2007-02-19






Figure 3 Test Circuit



Application Information

Input, Output

The input capacitors $C_{\rm l1}$ and $C_{\rm l2}$ are necessary for compensating line influences. Using a resistor of approx. 1 Ω in series with $C_{\rm l1}$, the LC circuit of input inductance and input capacitance can be damped. To stabilize the regulation circuit the output capacitor $C_{\rm Q}$ is necessary. Stability is guaranteed at values $C_{\rm Q} \geq$ 10 $\mu \rm F$ with an ESR \leq 5 Ω within the operating temperature range.




Figure 4 Application Circuit

Data Sheet 10 Rev. 1.4, 2007-02-19



Reset Timing

The power-on reset delay time is defined by the charging time of an external capacitor $C_{\rm D}$ which can be calculated as follows:

$$C_{\rm D} = (\Delta t_{\rm rd} \times I_{\rm D,c})/\Delta V \tag{1}$$

Definitions:

- C_D = delay capacitor
- $\Delta t_{\rm rd}$ = delay time
- $I_{\rm D,c}$ = charge current, typical 5 μA
- $\Delta \hat{V} = V_{DU}$, typical 1.9 V
- V_{DU} = upper delay switching threshold at C_{D} for reset delay time

The reset reaction time $t_{\rm rr}$ is the time it takes the voltage regulator to set the reset out LOW after the output voltage has dropped below the reset threshold. It is typically 1 μ s for delay capacitor of 47 nF. For other values for $C_{\rm D}$ the reaction time can be estimated using **Equation (2)**:

$$t_{\rm rr} \approx 20 \text{ s/F} \times C_{\rm D}$$
 (2)




Figure 5 Reset Timing (watchdog disabled)



Reset Switching Threshold

The present default value is 4.65 V. When using the TLE 4278 the reset threshold can be set to 3.5 V < $V_{\rm Q,rt}$ < 4.6 V by connecting an external voltage divider to pin RADJ. The calculation can be easily done since the reset adjust input current can be neglected. If this feature is not needed, the pin has to be connected to GND.

$$V_{Q,rt} = V_{ref} \times (1 + R_1/R_2)$$
 (3)

Definitions:

- $V_{Q,rt}$ = Reset threshold
- V_{ref} = comparator reference voltage, typical 1.35 V (Reset adjust input current \approx 50 nA)




Figure 6

The reset output pin is internally connected to the 5 V output Q via a 30 k Ω pull-up resistor. Down to an output voltage $V_{\rm Q}$ of typical 1 V the reset LOW signal at pin RO is generated.

For the timing of the reset feature please refer to Figure 5.



Watchdog Activating

The calculation of the external resistor which adjusts the watchdog switch off threshold can be done by **Equation (4)**:

$$R_{\text{WADJ}} = V_{\text{WADJ,th}} \times (I_{\text{Q}}/I_{\text{WADJ}})/I_{\text{Q,act}}$$
(4)

Definitions:

- $V_{\text{WADJ.th}}$ = switch off threshold, typical 1.35 V
- $I_{\rm Q}/I_{\rm WADJ}$ = current ratio, typical 720
- $I_{Q,act}$ = switch off load current




Figure 7



Watchdog Timing

The frequency of the watchdog pulses has to be higher than the minimum pulse sequence which is set by the external reset delay capacitor $C_{\rm D}$. Calculation can be done according to the formulas given in **Figure 8**.

The watchdog output is internally connected to the output Q via a 30 k Ω pull-up resistor. To generate a watchdog created reset signal for the microcontroller the pin WO can be connected to the reset input of the microcontroller. It is also allowed to parallel the watchdog out to the reset out.




Figure 8 Timing of the Watchdog Function

Data Sheet 14 Rev. 1.4, 2007-02-19




Table 5 Hints for Unused Pins


Symbol	Function	Connect to
RO	Reset output	open
D	Reset delay	open or to output Q
RADJ	Reset switching threshold adjust	GND
WI	Watchdog input	GND
WO	Watchdog output	open
WADJ	Watchdog adjust	 1) to output Q via a 270 kΩ resistor: Watchdog always active 2) to GND: Watchdog disabled




Drop Voltage V_{dr} versus Output Current I_{Q}




Current Consumption $I_{\rm q}$ versus Output Current $I_{\rm Q}$



Current Consumption $I_{ m q}$ versus Input Voltage $V_{ m l}$




Output Voltage $V_{\rm Q}$ versus Input Voltage $V_{\rm I}$







Charge Current $I_{\rm D,wc}$ and Discharge Current $I_{\rm D,wd}$ versus Temperature $T_{\rm i}$




Output Voltage V_{Q} versus Temperature T_{i}



Switching Voltage $V_{\rm DU},~V_{\rm DWL}$ and $V_{\rm DRL}$ versus Temperature $T_{\rm i}$



Output Current Limit $I_{\rm Q}$ versus Input Voltage $V_{\rm I}$





Package Outlines




Figure 9 PG-DSO-14-30 (Plastic Dual Small Outline) (RoHS compliant)

Green Product

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Data Sheet 18 Rev. 1.4, 2007-02-19



TLE 4278 G

Revision History:	2007-02-19	Rev. 1.4
Previous Version:	1.3	

Subjects (major changes since last revision)
Updated Infineon logo
Added "AEC" and "Green" logo
Added "Green Product" and "AEC qualified" to the feature list
Updated Package Names to "PG-DSO-14-30"
Added "Green Product" remark

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

Edition 2007-02-19

Published by Infineon Technologies AG, 81726 München, Germany

© Infineon Technologies AG 2007.
All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.